I. INTRODUCTION

M
ULTILEVEL voltage-source inverters based on the diode-clamped phase legs, flying-capacitor phase legs, or cascaded H-bridges were proposed for replacing the two-level inverters with series connection of switches or transformer-coupled multiple two-level inverters in mediumand high-voltage level applications such as motor drives and static var compensators [1] - [10] . Advantages of the multilevel inverters (MLIs) include: 1) the multilevel structures can ensure even voltage sharing, both statically and dynamically, among the active switches while it is difficult for a two-level inverter with a series connection of switches to do so; 2) substantial reduction in size and volume is possible due to the elimination of the bulky coupling transformers or inductors; and 3) multilevel inverters can offer better voltage waveforms with less harmonic content and, thus, can significantly reduce the size and weight of passive filter components. The last feature was further explored in multilevel inverters using insulated gate bipolar transistors (IGBTs) for replacing gate-turn-off-thyristor On the other end of the power spectrum, because of their low cost resulting from widespread use in the automotive and power supply industries, low on-resistance, and fast switching capability, low-voltage MOSFETs are utilized in multilevel inverters to reduce the inverter cost or to provide a high bandwidth sinusoidal output voltage at high efficiency that it is unable to achieve with linear amplifiers [11] - [13] . Despite the superior voltage waveform quality provided by higher level inverters, the neutral-point-clamped inverter in [1] is perhaps the most widely used multilevel structure because of its relatively small number of switches. The high switch count and the difficulty in balancing the voltage of the capacitors in the diode-clamped configuration have prevented the wide acceptance of the higher level inverters in practical applications. As the number of voltage levels grows, the number of active switches increases according to for the cascaded H-bridge, diode-clamped, and flying-capacitor multilevel inverters. In addition, for each phase, the diode-clamped inverter requires at least clamping diodes and capacitors for dividing the dc voltage, and the flying-capacitor inverter needs clamping capacitors. This paper presents a new class of multilevel inverters based on an MLDCL and a bridge inverter. Compared with the existing multilevel inverters, the new MLDCL inverters can significantly reduce the switch count as well as the number of gate drivers as the number of voltage levels increases. For a given number of voltage levels , the new inverter requires active switches, roughly half the number of switches, clamping diodes, and voltage-splitting capacitors in the diode-clamped configuration, or clamping capacitors in the flying-capacitor configuration. Simulation and experimental results are included to verify the operating principle of the proposed MLDCL inverters.
II. PROPOSED MLDCL INVERTER TOPOLOGIES
A. Cascaded Half-Bridge-Based MLDCL Inverter Fig. 1(a) shows a schematic diagram of the proposed inverter topology, which consists of a multilevel dc source and a single-phase full-bridge (SPFB) inverter. The dc source is formed by connecting a number of half-bridge cells in series with each cell having a voltage source controlled by two switches. The two switches and operate in a toggle fashion. The cell source is bypassed with on and off, or adds to the dc-link voltage by reversing the switches. The operating principle can be explained in Fig. 1(b) by looking at the operating voltage, current, and gating signal waveforms given for the most common load, an inductive load, where is the dc-bus voltage of the SPFB inverter, the dc-bus current, the output ac voltage, the fundamental of a staircase that approximates the rectified waveform of the commanded sinusoidal voltage, to the SPFB inverter, which in turn alternates the voltage polarity to produce an ac voltage of a staircase shape . While the switches in the cells can perform pulsewidth modulation (PWM) if necessary or switch at twice the fundamental frequency of the output voltage, the four switches in the SPFB inverter and , and always work in pairs at the fundamental frequency of the output voltage. This topology, employing a three-phase bridge instead of an SPFB, was initially introduced in [14] to reduce current ripple for brushless dc motors with an extremely low leakage inductance.
Specifically, the MLDCL formed by the half-bridge cells provides a staircase-shaped dc-bus voltage of steps to the SPFB inverter, which in turn alternates the voltage polarity to produce an ac voltage of a staircase shape with levels, whose voltages are . The dc-bus voltage and current are, therefore, related to their output ac counterparts by for for Assuming each cell adds its source voltage to the dc bus over an angular period of in each half cycle without performing PWM, the peak fundamental component of the ac output can be determined by Fig. 2 plots a chart for comparison of the required number of switches between the proposed MLDCL inverter and the cascaded H-bridge counterpart. As the number of voltage levels grows, the number of active switches increases according to for the MLDCL inverter, compared to for the cascaded H-bridge multilevel inverters. A similar trend also occurs for the diode-clamped and flying-capacitor multilevel inverters, to be discussed in the following sections. Another salient feature of the new inverter is that, with an inductive load, the switches in the SPFB inverter always turn off at zero voltage and turn on at both zero voltage and current. It is noted that the proposed multilevel inverter and the cascaded H-bridge counterpart require the same number of independent voltage sources for producing the same number of levels.
B. Diode-Clamped-Phase-Leg-Based MLDCL Inverter
The diode-clamped phase leg can also be used to provide a multilevel dc-bus voltage with the shape of a staircase to the SPFB inverter. As an example, Fig. 3(a) , respectively. Again, the SPFB inverter flips the polarity of the dc-bus voltage to produce an 11-level ac voltage as shown in Fig. 3(b) , where the dc bus current , inverter output current , and the current conducting states of the switches and diodes in the SPFB are shown for an inductive load. As for the Section II-A inverter, switches in the SPFB inverter always turn off at zero voltage and turn on at both zero voltage and current with an inductive load. It is also clear from Fig. 3(b) that the turn-off current approaches 0 as the power factor approaches 1. Table I gives a comparison of the number of switches, clamping diodes, and voltage-dividing capacitors required to produce an 11-level output voltage for the proposed inverter and the existing counterpart, clearly showing substantial component reduction with the proposed structure. This savings in components grows as the number of voltage levels increases, as mentioned before. Fig. 4(a) shows the arrangement of a seven-level MLDCL inverter based on a capacitor-clamped phase leg and a singlephase bridge. The capacitor-clamped phase leg, consisting of six switches and two clamping capacitors and , provides a dc-bus voltage of four voltage levels, 0, , , and , by turning on the switches according to the voltage levels as listed in Table II . There are multiple choices of switch combinations to produce the two middle levels, and the capacitors will be charged or discharged as also indicated in the table. By controlling the duration of these switch combinations, the voltage across and can be maintained at the required level of and , respectively. This is a desirable feature for preventing drift of the capacitor voltages, which happens in both the conventional and new diode-clamped configurations and leads to difficulty in keeping the capacitor voltages balanced. Again, the SPFB inverter flips the polarity of Fig. 4(b) , where the dc-bus current , inverter output current , and current conducting states of the switches and diodes in the SPFB are shown for an inductive load. With the new configuration, the number of switches is reduced from 12 to ten and the number of capacitors from five to two. Again, this savings grows with the number of levels.
C. Flying-Capacitor-Phase-Leg-Based MLDCL Inverter
D. Comparison of the Proposed MLDCL Inverters and the Existing Counterparts
From the previous discussions, it is demonstrated that the proposed MLDCL inverters can significantly reduce the component count. Table III summarizes the required number of switches, their gate drivers, clamping diodes, and capacitors of the three proposed new inverters compared with their existing counterparts for a given number of output voltage levels . It can be seen that roughly half the number of the components can be eliminated as increases. Table IV gives a comparison of total VA ratings for the switches and diodes, and total voltage ratings for the capacitors in per unit, in which the voltage level-step value is used as the base voltage. Although the proposed MLDCL inverters require a higher total VA rating for the switches, the cost for the additional VA ratings could be offset by the savings from the eliminated gate drivers and from fewer assembly steps because of the substantially reduced number of components, which also leads to a smaller size and volume. In addition, a significant reduction is gained with the proposed diode-clamped inverter in the total VA rating for the clamping diodes and the total voltage rating for the voltage-splitting capacitors, and in the total voltage rating for the clamping capacitors with the new flying-capacitor inverter, further enhancing the cost savings.
III. SIMULATION AND EXPERIMENTAL RESULTS
A detailed circuit simulation was conducted to verify the operating principles of the proposed MLDCL inverters.
A. Half-Bridge-Based MLDCL Inverter
A three-phase 11-level half-bridge-cell-based MLDCL inverter was first studied for powering an inductive resistor load, as shown in Fig. 5 . The load resistance and inductance are 1.5 and 0.5 mH per phase, and the voltage of each dc source is set at 30 V. At an output frequency of 100 Hz, the load power factor is 0.98. Fig. 6 shows simulated phase-dc-bus voltage , current , three-phase line-to-neutral voltages , , and , and the three phase currents , , and waveforms at an output frequency of 100 Hz. These waveforms confirm the operating principle described in Section II-A. Despite the intentionally selected very low inductance, the rms value of the load current ripple is less than 2% of the fundamental current of 65.5 Arms, clearly demonstrating the superior waveform quality over the two-level PWM inverters. Fig. 7(a) shows a back-to-back connection of two 11-level single-phase diode-clamped MLDCL inverters, one acting as a converter connected to a voltage source of 100 Vrms at 60 Hz through an inductor of 2.9 mH and the other powering an inductive resistor load of 2 and 1.8 mH. Simulated waveforms are given in Fig. 7(b) , where and are the bus current and voltage of the inverter, and are load current and voltage, and are the bus current and voltage of the converter, and are the source current and voltage, and are the voltages across the capacitors , respectively. These waveforms clearly verify the operating principle described in Section II-B. In addition, the following observations can be stated: 1) near-sinusoidal source and load currents are produced, again demonstrating the superior waveform quality of the multilevel inverter over the two-level PWM inverters and 2) while the capacitor voltages fluctuate at twice the source voltage frequency, they closely track each other due to the back-to-back connection. Because the capacitors are shared between the converter and inverter, the converter can be controlled to charge the capacitors that are discharging through the inverter, thus balancing the capacitors' voltage [15] . In general, however, when a diode-clamped MLDCL inverter is directly powered by a dc source, it is difficult to balance the voltage of the capacitors. This holds for both the new and existing diode-clamped ones. Fig. 8 shows simulated dc-bus voltage and current, load voltage, and current waveforms of the seven-level capacitor-clamped MLDCLI for powering an inductive resistor load, clearly verifying the operating principle described in Section II-C.
B. Back-to-Back Connection of Two Single-Phase Diode-Clamped MLDCL Inverters
C. Seven-Level Capacitor-Clamped MLDCLI
D. Testing of a 13-Level MLDCL Inverter
For proof of concept, a single-phase 13-level half-bridgecell-based MLDCL inverter was assembled and tested with an inductive resistor load ( , mH) as shown in Fig. 9 (a) (gate drivers are not shown for simplicity). The individual dc sources are obtained by using single-phase diode rectifiers and transformers operating off the utility line. MOSFETs were used for the switches in the half-bridge cells and IGBTs in the SPFB. A Texas Instruments digital signal processor (DSP) TMS320F240 was employed to generate gate control signals for the switches. Gating signals for the MOSFETs were programmed so that each dc source contributes to A near-sinusoidal load current with a harmonic distortion factor of less than 1% was produced. It should be noted that the gating signals are active low, i.e., a switch is turned on when its gating signal is at the low level. The MOSFETs' gating signals A-0 to A-5 illustrate that the six half-bridge cells conduct for an approximately equal interval of time per half fundamental cycle and they are switched by the manner of first-on first-off, contrary to the typical way of first-on last-off.
IV. CONCLUSION
The proposed MLDCL inverters can eliminate roughly half the number of switches, their gate drivers, clamping diodes, and capacitors compared with their existing MLI counterparts. Despite a higher total VA rating of the switches, the new MLDCL inverters could still cost less due to the savings from the eliminated gate drivers and from fewer assembly steps because of the substantially reduced number of components, which also leads to a smaller size and volume. The cost savings is further enhanced with the proposed diode-clamped and the flying-capacitor inverters because of the significant reduction in the total VA rating of the clamping diodes and in the total voltage rating of the voltage-splitting capacitors or the clamping capacitors.
One application area in the low-power range ( 100 kW) for the MLDCL inverters is in permanent-magnet (PM) motor drives employing a PM motor of very low inductance. The proposed inverters can utilize the fast-switching low-cost low-voltage MOSFETs in the half-bridge cells, the diode-clamped or capacitor-clamped phase legs, and IGBT's in the single-phase bridges to dramatically reduce current and torque ripples and to improve motor efficiency by reducing the associated copper and iron losses resulting from the current ripple. These configurations may also be applied in distributed power generation involving fuel cells and photovoltaic cells [16] .
For high-voltage high-power applications, high-voltage IGBTs or GTOs switching at the fundamental frequency can be used in the single-phase bridge inverters, while lower voltage but fast-switching IGBTs, which may or may not perform PWM, can be employed in the MLDCL sources.
